Flip chip plastic ball grid array (FCPBGA) utilizing an interposer for multiple chip stacks, so called 2.5D or 3D package, is gaining prominence in order to achieve the next generation high performance computing. The multi-tier stacking of Si chip, Si interposer and organic substrate induces complicated warpage behavior and stress at the micro joints during the joining process. The authors studied warpage behavior and thermo-mechanical stress of multiple chip stacks on Si interposer package with different thickness of top chip, different thickness of Si interposer, different middle chip stacks and different metallurgy of micro joints after joining of stacked chips on the interposer using finite element method (FEM).
Introduction
Integration of functionalities of semiconductor devices is becoming more and more important as the demand for fully utilizing the high performance of advanced semiconductor devices is increasing. One approach is the integration onto one chip which is called system-on-chip (SoC).
SoC has a challenge in manufacturing yield due to its large chip size when large amount of memory is integrated onto one chip. Another approach of integration is 2.5D or 3D chip stacking using through-silicon-vias (TSV) technology.
Typical configuration of a 3D package is multiple memory chips, a logic chip, a Si interposer and an organic substrate stacked from the top. Wiring to the top memory chip comes from the substrate via micro joints and TSVs of both logic and memory chips. [1, 2] Common configuration for 2.5D package is multiple chips joined on an interposer side by side, and memor y chips which can be stacked on the interposer like a 3D package.
Well-known technical challenges of multiple chip stacks are the warpage and the stress at the micro joints in the chip joining process. There are several prior works reporting the effects of interposer material, interposer thickness, chip thickness, and joining sequence of chip and interposer. [3] [4] [5] [6] The authors studied the warpage behavior and the thermo-mechanical stress at the micro joints with different thickness of top chip, different middle chip stacks and different metallurgy of micro joints after joining of stacked chips on the interposer FEM. In this work, the interposer is assumed to be joined on the organic substrate first, then the stacked multiple chips are joined on the interposer. Chip and interposer joining process is assumed as follows.
FEM Models

Basic assumptions
1. Interposer is joined on the organic substrate.
2. Underfill resin is applied between the interposer and the organic substrate. The FEM analysis is performed to simulate the last step of the joining process in the above.
FEM model details
The FEM models were created as quarter models as shown in Fig. 2 . Zero degree of freedom (ZDOF) point was set at the center of the top die on the bottom side.
Homogenized material properties of Si and Cu TSV were obtained using ANSYS Multiscale. Sim ® and applied to the Si interposer and the middle chip. In case of the middle chip, thirty six (6×6) corner TSVs are precisely modeled instead of using homogenized material properties. 
Analysis Results and Discussions
Thermo-mechanical analysis was performed using ANSYS Mechanical ® Ver. 14. The reference temperature was set at 180°C considering undercooling effect based on the results of preliminary experiments with FCPBGA, and cooling rate was set to 2°C/s. Z-direction displacement at top chip corner in the direction from the top chip to the organic substrate and von Mises stress in volume average at chip-to-chip and chip-to-interposer joints were analyzed at 25°C. Among the evaluated matrices, the combination of 100-μm-thick top chip/100-μm-thick middle chip/100-μm-thick interposer is the optimum to have the lower von Mises stress at both middlechip-to-interposer and top-chip-to-middle-chip joints.
Effect of top chip thickness
CuSn joints always have higher von Mises stress
than SnAg joints because of its high elastic modulus.
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